Tpm_Chn - Tpm Channel (N) I/O Pin; Memory Map And Register Definition - NXP Semiconductors MKL27Z128VFM4 Reference Manual

Table of Contents

Advertisement

29.3.1 TPM_EXTCLK — TPM External Clock
The rising edge of the external input signal is used to increment the TPM counter if
selected by CMOD[1:0] bits in the SC register. This input signal must be less than half of
the TPM counter clock frequency. The TPM counter prescaler selection and settings are
also used when an external input is selected.
29.3.2 TPM_CHn — TPM Channel (n) I/O Pin
Each TPM channel can be configured to operate either as input or output. The direction
associated with each channel, input or output, is selected according to the mode assigned
for that channel.

29.4 Memory Map and Register Definition

This section provides a detailed description of all TPM registers.
Attempting to access a reserved register location in the TPM memory map will generate a
bus error.
Absolute
address
(hex)
4003_8000
Status and Control (TPM0_SC)
4003_8004
Counter (TPM0_CNT)
4003_8008
Modulo (TPM0_MOD)
4003_800C Channel (n) Status and Control (TPM0_C0SC)
4003_8010
Channel (n) Value (TPM0_C0V)
4003_8014
Channel (n) Status and Control (TPM0_C1SC)
4003_8018
Channel (n) Value (TPM0_C1V)
4003_801C Channel (n) Status and Control (TPM0_C2SC)
4003_8020
Channel (n) Value (TPM0_C2V)
4003_8024
Channel (n) Status and Control (TPM0_C3SC)
4003_8028
Channel (n) Value (TPM0_C3V)
4003_802C Channel (n) Status and Control (TPM0_C4SC)
4003_8030
Channel (n) Value (TPM0_C4V)
4003_8034
Channel (n) Status and Control (TPM0_C5SC)
4003_8038
Channel (n) Value (TPM0_C5V)
4003_8050
Capture and Compare Status (TPM0_STATUS)
Freescale Semiconductor, Inc.
TPM memory map
Register name
Table continues on the next page...
KL27 Sub-Family Reference Manual , Rev. 5, 01/2016
Chapter 29 Timer/PWM Module (TPM)
Width
Access
Reset value
(in bits)
32
R/W
0000_0000h
32
R/W
0000_0000h
32
R/W
0000_FFFFh
32
R/W
0000_0000h
32
R/W
0000_0000h
32
R/W
0000_0000h
32
R/W
0000_0000h
32
R/W
0000_0000h
32
R/W
0000_0000h
32
R/W
0000_0000h
32
R/W
0000_0000h
32
R/W
0000_0000h
32
R/W
0000_0000h
32
R/W
0000_0000h
32
R/W
0000_0000h
32
R/W
0000_0000h
Section/
page
29.4.1/463
29.4.2/464
29.4.3/465
29.4.4/466
29.4.5/468
29.4.4/466
29.4.5/468
29.4.4/466
29.4.5/468
29.4.4/466
29.4.5/468
29.4.4/466
29.4.5/468
29.4.4/466
29.4.5/468
29.4.6/468
461

Advertisement

Table of Contents
loading

Table of Contents