Reset Pin Filter Control Register (Rcm_Rpfc) - NXP Semiconductors MKL27Z128VFM4 Reference Manual

Table of Contents

Reset memory map and register descriptions

Address: 4007_F000h base + 1h offset = 4007_F001h

This field is reserved.

This read-only field is reserved and always has the value 0.

This field is reserved.

This read-only field is reserved and always has the value 0.

Stop Mode Acknowledge Error Reset

Indicates that after an attempt to enter Stop mode, a reset has been caused by a failure of one or more

peripherals to acknowledge within approximately one second to enter stop mode.

Reset not caused by peripheral failure to acknowledge attempt to enter stop mode

Reset caused by peripheral failure to acknowledge attempt to enter stop mode

This field is reserved.

This read-only field is reserved and always has the value 0.

MDM-AP System Reset Request

Indicates a reset has been caused by the host debugger system setting of the System Reset Request bit

in the MDM-AP Control Register.

Reset not caused by host debugger system setting of the System Reset Request bit

Reset caused by host debugger system setting of the System Reset Request bit

Indicates a reset has been caused by software setting of SYSRESETREQ bit in Application Interrupt and

Reset Control Register in the ARM core.

Reset not caused by software setting of SYSRESETREQ bit

Reset caused by software setting of SYSRESETREQ bit

Indicates a reset has been caused by the ARM core indication of a LOCKUP event.

Reset not caused by core LOCKUP event

Reset caused by core LOCKUP event

This field is reserved.

This read-only field is reserved and always has the value 0.

22.2.3 Reset Pin Filter Control register (RCM_RPFC)

The reset values of bits 2-0 are for Chip POR only. They are

unaffected by other reset types.

RCM_SRS1 field descriptions

KL27 Sub-Family Reference Manual , Rev. 5, 01/2016

Freescale Semiconductor, Inc.