Espressif ESP32 Technical Reference Manual page 509

17 Pulse Count Controller (PCNT)
31
PCNT_CNT_THR_EVENT_Un_INT_ENA The
PCNT_CNT_THR_EVENT_Un_INT
31
PCNT_CNT_THR_EVENT_Un_INT_CLR Set this bit to clear the
terrupt. (WO)
Espressif Systems
Register 17.7. PCNT_INT_ENA_REG (0x0088)
0x0000000
interrupt
interrupt. (R/W)
Register 17.8. PCNT_INT_CLR_REG (0x008c)
0x0000000
509
Submit Documentation Feedback
8 7 6 5 4 3 2
0 0 0 0 0 0
enable bit for
8 7 6 5 4 3 2
0 0 0 0 0 0
PCNT_CNT_THR_EVENT_Un_INT
ESP32 TRM (Version 5.2)
1 0
0 0 Reset
the
1 0
0 0
Reset
in-