Espressif ESP32 Technical Reference Manual page 383

13 UART Controller (UART)
31
0 0 0 0 0 0 0
UHCI_SEND_A_REG_Q_INT_CLR Set this bit to clear the
(WO)
UHCI_SEND_S_REG_Q_INT_CLR Set this bit to clear the
(WO)
UHCI_OUT_TOTAL_EOF_INT_CLR Set this bit to clear the
(WO)
UHCI_OUTLINK_EOF_ERR_INT_CLR Set this bit to clear the
rupt. (WO)
UHCI_IN_DSCR_EMPTY_INT_CLR Set this bit to clear the
(WO)
UHCI_OUT_DSCR_ERR_INT_CLR Set this bit to clear the
(WO)
UHCI_IN_DSCR_ERR_INT_CLR Set this bit to clear the
UHCI_OUT_EOF_INT_CLR Set this bit to clear the
UHCI_OUT_DONE_INT_CLR Set this bit to clear the
UHCI_IN_ERR_EOF_INT_CLR Set this bit to clear the
UHCI_IN_SUC_EOF_INT_CLR Set this bit to clear the
UHCI_IN_DONE_INT_CLR Set this bit to clear the
UHCI_TX_HUNG_INT_CLR Set this bit to clear the
UHCI_RX_HUNG_INT_CLR Set this bit to clear the
UHCI_TX_START_INT_CLR Set this bit to clear the
UHCI_RX_START_INT_CLR Set this bit to clear the
Espressif Systems
Register 13.33. UHCI_INT_CLR_REG (0x10)
17
0 0 0 0 0 0 0 0
Submit Documentation Feedback
16 15 14 13 12 11 10 9
0 0 0 0 0 0 0 0
UHCI_SEND_A_REG_Q_INT
UHCI_SEND_S_REG_Q_INT
UHCI_OUT_TOTAL_EOF_INT
UHCI_OUTLINK_EOF_ERR_INT
UHCI_IN_DSCR_EMPTY_INT
UHCI_OUT_DSCR_ERR_INT
UHCI_IN_DSCR_ERR_INT
UHCI_OUT_EOF_INT
UHCI_OUT_DONE_INT
UHCI_IN_ERR_EOF_INT
UHCI_IN_SUC_EOF_INT
UHCI_IN_DONE_INT
UHCI_TX_HUNG_INT
UHCI_RX_HUNG_INT
UHCI_TX_START_INT
UHCI_RX_START_INT
383
8 7 6 5 4 3 2 1
0 0 0 0 0 0 0 0
interrupt.
interrupt.
interrupt.
inter-
interrupt.
interrupt.
interrupt. (WO)
interrupt. (WO)
interrupt. (WO)
interrupt. (WO)
interrupt. (WO)
interrupt. (WO)
interrupt. (WO)
interrupt. (WO)
interrupt. (WO)
interrupt. (WO)
ESP32 TRM (Version 5.2)
0
0 Reset