Espressif ESP32 Technical Reference Manual page 360

13 UART Controller (UART)
Continued from the previous page...
UART_PARITY_ERR_INT_RAW The raw interrupt status bit for the
(RO)
UART_TXFIFO_EMPTY_INT_RAW The raw interrupt status bit for the
terrupt. (RO)
UART_RXFIFO_FULL_INT_RAW The raw interrupt status bit for the
rupt. (RO)
Espressif Systems
Register 13.2. UART_INT_RAW_REG (0x4)
360
Submit Documentation Feedback
UART_PARITY_ERR_INT interrupt.
UART_TXFIFO_EMPTY_INT
UART_RXFIFO_FULL_INT
ESP32 TRM (Version 5.2)
in-
inter-