Espressif ESP32 Technical Reference Manual page 191

8 SDIO Slave Controller
31 26 25
0x00 0
SLC0HOST_FN1_SLC0_RX_NEW_PACKET_INT_ENA The
SLC0HOST_FN1_SLC0_RX_NEW_PACKET_INT
SLC0HOST_FN1_SLC0_TX_OVF_INT_ENA The
SLC0HOST_FN1_SLC0_TX_OVF_INT
SLC0HOST_FN1_SLC0_RX_UDF_INT_ENA The
SLC0HOST_FN1_SLC0_RX_UDF_INT
SLC0HOST_FN1_SLC0_TOHOST_BIT7_INT_ENA The
SLC0HOST_FN1_SLC0_TOHOST_BIT7_INT
SLC0HOST_FN1_SLC0_TOHOST_BIT6_INT_ENA The
SLC0HOST_FN1_SLC0_TOHOST_BIT6_INT
SLC0HOST_FN1_SLC0_TOHOST_BIT5_INT_ENA The
SLC0HOST_FN1_SLC0_TOHOST_BIT5_INT
SLC0HOST_FN1_SLC0_TOHOST_BIT4_INT_ENA The
SLC0HOST_FN1_SLC0_TOHOST_BIT4_INT
SLC0HOST_FN1_SLC0_TOHOST_BIT3_INT_ENA The
SLC0HOST_FN1_SLC0_TOHOST_BIT3_INT
SLC0HOST_FN1_SLC0_TOHOST_BIT2_INT_ENA The
SLC0HOST_FN1_SLC0_TOHOST_BIT2_INT
SLC0HOST_FN1_SLC0_TOHOST_BIT1_INT_ENA The
SLC0HOST_FN1_SLC0_TOHOST_BIT1_INT
SLC0HOST_FN1_SLC0_TOHOST_BIT0_INT_ENA The
SLC0HOST_FN1_SLC0_TOHOST_BIT0_INT
Espressif Systems
Register 8.33. SLC0HOST_FUNC1_INT_ENA_REG (0xDC)
24 23 22 18 17
0 0 0 0 0 0 0 0
interrupt. (R/W)
interrupt. (R/W)
Submit Documentation Feedback
16 15
0 0 0 0 0 0 0 0
interrupt
interrupt. (R/W)
interrupt enable
interrupt enable
interrupt
interrupt. (R/W)
interrupt
interrupt. (R/W)
interrupt
interrupt. (R/W)
interrupt
interrupt. (R/W)
interrupt
interrupt. (R/W)
interrupt
interrupt. (R/W)
interrupt
interrupt. (R/W)
interrupt
interrupt. (R/W)
191
8 7 6 5 4 3 2 1
0 0 0 0 0 0 0 0
enable bit for
bit for
bit for
enable bit for
enable bit for
enable bit for
enable bit for
enable bit for
enable bit for
enable bit for
enable bit for
ESP32 TRM (Version 5.2)
0
0 Reset
the
the
the
the
the
the
the
the
the
the
the