Espressif ESP32 Technical Reference Manual page 354

13 UART Controller (UART)
• UART_RXFIFO_FULL_INT: Triggered when the receiver gets more data than what (rx_flow_thrhd_h3, rx_flow_thrhd)
specifies.
13.3.10 UHCI Interrupts
• UHCI_SEND_A_REG_Q_INT: When using the always_send registers to send a series of short packets, this
is triggered when DMA has sent a short packet.
• UHCI_SEND_S_REG_Q_INT: When using the single_send registers to send a series of short packets, this
is triggered when DMA has sent a short packet.
• UHCI_OUT_TOTAL_EOF_INT: Triggered when all data have been sent.
• UHCI_OUTLINK_EOF_ERR_INT: Triggered when there are some errors in EOF in the outlink descriptor.
• UHCI_IN_DSCR_EMPTY_INT: Triggered when there are not enough inlinks for DMA.
• UHCI_OUT_DSCR_ERR_INT: Triggered when there are some errors in the inlink descriptor.
• UHCI_IN_DSCR_ERR_INT: Triggered when there are some errors in the outlink descriptor.
• UHCI_OUT_EOF_INT: Triggered when the current descriptor's EOF bit is 1.
• UHCI_OUT_DONE_INT: Triggered when an outlink descriptor is completed.
• UHCI_IN_ERR_EOF_INT: Triggered when there are some errors in EOF in the inlink descriptor.
• UHCI_IN_SUC_EOF_INT: Triggered when a data packet has been received.
• UHCI_IN_DONE_INT: Triggered when an inlink descriptor has been completed.
• UHCI_TX_HUNG_INT: Triggered when DMA takes much time to read data from RAM.
• UHCI_RX_HUNG_INT: Triggered when DMA takes much time to receive data .
• UHCI_TX_START_INT: Triggered when DMA detects a separator char.
• UHCI_RX_START_INT: Triggered when a separator char has been sent.
13.4 Register Summary
13.4.1 UART Register Summary
Name
Configuration registers
UART_CONF0_REG
UART_CONF1_REG
UART_CLKDIV_REG
UART_FLOW_CONF_REG
UART_SWFC_CONF_REG
UART_SLEEP_CONF_REG
Espressif Systems
Description
Configuration register
0
Configuration register 1
Clock divider configu-
ration
Software flow-control
configuration
Software flow-control
character configura-
tion
Sleep-mode configu-
ration
354
Submit Documentation Feedback
UART0 UART1
0x3FF40020 0x3FF50020 0x3FF6E020 R/W
0x3FF40024 0x3FF50024 0x3FF6E024 R/W
0x3FF40014 0x3FF50014
0x3FF40034 0x3FF50034 0x3FF6E034 R/W
0x3FF4003C 0x3FF5003C 0x3FF6E03C R/W
0x3FF40038 0x3FF50038 0x3FF6E038 R/W
ESP32 TRM (Version 5.2)
UART2 Acc
0x3FF6E014 R/W