Espressif ESP32 Technical Reference Manual page 107

5 DPort Registers
31
0 0 0 0 0 0 0
DPORT_PRO_CACHE_MMU_IA_CLR Clears PRO cache MMU error flag. (R/W)
DPORT_PRO_CMMU_PD Disables PRO cache MMU. (R/W)
DPORT_PRO_CACHE_MASK_OPSDRAM Disables access from APP_CPU DRAM1 to PRO cache.
1: Disable
0: Enable
(R/W)
DPORT_PRO_CACHE_MASK_DROM0 Disables access from PRO_CPU DROM0 to PRO cache.
1: Disable
0: Enable
(R/W)
DPORT_PRO_CACHE_MASK_DRAM1 Disables access from PRO_CPU DRAM1 to PRO cache.
1: Disable
0: Enable
(R/W)
DPORT_PRO_CACHE_MASK_IROM0 Disables access from PRO_CPU IROM0 to PRO cache.
1: Disable
0: Enable
(R/W)
DPORT_PRO_CACHE_MASK_IRAM1 Disables access from PRO_CPU IRAM1 to PRO cache.
1: Disable
0: Enable
(R/W)
DPORT_PRO_CACHE_MASK_IRAM0 Disables access from PRO_CPU IRAM0 to PRO cache.
1: Disable
0: Enable
(R/W)
Espressif Systems
Register 5.11. DPORT_PRO_CACHE_CTRL1_REG (0x044)
0 0 0 0 0 0 0 0
Submit Documentation Feedback
14 13 12 11
0 0 0 0 0 0 0 0 0
107
6 5 4 3 2 1 0
0 0 1 1 1 1 1 1 Reset
ESP32 TRM (Version 5.2)