Espressif ESP32 Technical Reference Manual page 100

5 DPort Registers
Name
DPORT_AHBLITE_MPU_TABLE_UART_REG
DPORT_AHBLITE_MPU_TABLE_SPI1_REG
DPORT_AHBLITE_MPU_TABLE_SPI0_REG
DPORT_AHBLITE_MPU_TABLE_GPIO_REG
DPORT_AHBLITE_MPU_TABLE_RTC_REG
DPORT_AHBLITE_MPU_TABLE_IO_MUX_REG
DPORT_AHBLITE_MPU_TABLE_HINF_REG
DPORT_AHBLITE_MPU_TABLE_UHCI1_REG
DPORT_AHBLITE_MPU_TABLE_I2S0_REG
DPORT_AHBLITE_MPU_TABLE_UART1_REG
DPORT_AHBLITE_MPU_TABLE_I2C_EXT0_REG
DPORT_AHBLITE_MPU_TABLE_UHCI0_REG
DPORT_AHBLITE_MPU_TABLE_SLCHOST_REG
DPORT_AHBLITE_MPU_TABLE_RMT_REG
DPORT_AHBLITE_MPU_TABLE_PCNT_REG
DPORT_AHBLITE_MPU_TABLE_SLC_REG
DPORT_AHBLITE_MPU_TABLE_LEDC_REG
DPORT_AHBLITE_MPU_TABLE_EFUSE_REG
DPORT_AHBLITE_MPU_TABLE_SPI_ENCRYPT_REG
DPORT_AHBLITE_MPU_TABLE_PWM0_REG
DPORT_AHBLITE_MPU_TABLE_TIMERGROUP_REG
DPORT_AHBLITE_MPU_TABLE_TIMERGROUP1_REG
DPORT_AHBLITE_MPU_TABLE_SPI2_REG
DPORT_AHBLITE_MPU_TABLE_SPI3_REG
DPORT_AHBLITE_MPU_TABLE_APB_CTRL_REG
DPORT_AHBLITE_MPU_TABLE_I2C_EXT1_REG
DPORT_AHBLITE_MPU_TABLE_SDIO_HOST_REG
DPORT_AHBLITE_MPU_TABLE_EMAC_REG
DPORT_AHBLITE_MPU_TABLE_PWM1_REG
DPORT_AHBLITE_MPU_TABLE_I2S1_REG
DPORT_AHBLITE_MPU_TABLE_UART2_REG
DPORT_AHBLITE_MPU_TABLE_PWR_REG
DPORT_IMMU_TABLE0_REG
DPORT_IMMU_TABLE1_REG
DPORT_IMMU_TABLE2_REG
DPORT_IMMU_TABLE3_REG
DPORT_IMMU_TABLE4_REG
Espressif Systems
Description
MPU for peripherals
MPU for peripherals
MPU for peripherals
MPU for peripherals
MPU for peripherals
MPU for peripherals
MPU for peripherals
MPU for peripherals
MPU for peripherals
MPU for peripherals
MPU for peripherals
MPU for peripherals
MPU for peripherals
MPU for peripherals
MPU for peripherals
MPU for peripherals
MPU for peripherals
MPU for peripherals
MPU for peripherals
MPU for peripherals
MPU for peripherals
MPU for peripherals
MPU for peripherals
MPU for peripherals
MPU for peripherals
MPU for peripherals
MPU for peripherals
MPU for peripherals
MPU for peripherals
MPU for peripherals
MPU for peripherals
MPU for peripherals
MMU register 1 for internal
SRAM 0
MMU register 1 for internal
SRAM 0
MMU register 1 for Internal
SRAM 0
MMU register 1 for internal
SRAM 0
MMU register 1 for internal
SRAM 0
100
Submit Documentation Feedback
Address Access
0x3FF0032C R/W
0x3FF00330 R/W
0x3FF00334 R/W
0x3FF00338 R/W
0x3FF00348 R/W
0x3FF0034C R/W
0x3FF00354 R/W
0x3FF00358 R/W
0x3FF00364 R/W
0x3FF00368 R/W
0x3FF00374 R/W
0x3FF00378 R/W
0x3FF0037C R/W
0x3FF00380 R/W
0x3FF00384 R/W
0x3FF00388 R/W
0x3FF0038C R/W
0x3FF00390 R/W
0x3FF00394 R/W
0x3FF0039C R/W
0x3FF003A0 R/W
0x3FF003A4 R/W
0x3FF003A8 R/W
0x3FF003AC R/W
0x3FF003B0 R/W
0x3FF003B4 R/W
0x3FF003B8 R/W
0x3FF003BC R/W
0x3FF003C4 R/W
0x3FF003C8 R/W
0x3FF003CC R/W
0x3FF003E4 R/W
0x3FF00504 R/W
0x3FF00508 R/W
0x3FF0050C R/W
0x3FF00510 R/W
0x3FF00514 R/W
ESP32 TRM (Version 5.2)