Espressif ESP32 Technical Reference Manual page 362

13 UART Controller (UART)
Continued from the previous page...
UART_RXFIFO_OVF_INT_ST The masked interrupt status bit for the
rupt. (RO)
UART_FRM_ERR_INT_ST The masked interrupt status bit for the
(RO)
UART_PARITY_ERR_INT_ST The masked interrupt status bit for the
(RO)
UART_TXFIFO_EMPTY_INT_ST The masked interrupt status bit for the
terrupt. (RO)
UART_RXFIFO_FULL_INT_ST The masked interrupt status bit for UART_RXFIFO_FULL_INT. (RO)
Espressif Systems
Register 13.3. UART_INT_ST_REG (0x8)
362
Submit Documentation Feedback
UART_RXFIFO_OVF_INT
UART_FRM_ERR_INT interrupt.
UART_PARITY_ERR_INT interrupt.
UART_TXFIFO_EMPTY_INT
ESP32 TRM (Version 5.2)
inter-
in-