Espressif ESP32 Technical Reference Manual page 505

17 Pulse Count Controller (PCNT)
Name
PCNT_Un_STATUS_REG
17.4 Registers
The addresses in parenthesis besides register names are the register addresses relative to the PCNT base
address provided in Table
register addresses are listed in Section
Espressif Systems
Description
Indicate the status of counter
1-6 Peripheral Address Mapping in Chapter
17.3 Register
Submit Documentation Feedback
1 System and
Summary.
505
Address Access
0x3FF57090 RO
Memory. The absolute
ESP32 TRM (Version 5.2)