Mapping Of Ecc Bits In Read Data From Ecc/Parity Address Map; Mapping Of Parity Bits In Read Data From Ecc/Parity Address Map - Texas Instruments Concerto F28M35 Series Technical Reference Manual

www.ti.com
Table 5-3. Mapping of ECC bits in Read Data from ECC/Parity Address Map
Data Bits Location in Read Data
Table 5-4. Mapping of Parity bits in Read Data from ECC/Parity Address Map
Data Bits Location in Read Data
5.1.1.9 RAM Initialization
To ensure that read/fetch (byte write in case of M3/uDMA) from uninitialized RAM locations do not cause
ECC or parity errors, the RAM_INIT feature is provided for each memory block. Using this feature, any
RAM block can be initialized with 0x0 data and respective ECC/parity bits accordingly. This can be
initiated by setting the RAMINIT bit to '1' for the specific RAM block in RTESTINIT registers. To check the
status of RAM_INIT, SW should poll for the RAMINITDONE bit for that RAM block in the RINITDONE
register to be set. Unless this bit gets set, no access should be made to that RAM memory block.
In case of Sx memory, the CPU of the subsystem, which is configured as the master for the particular Sx
RAM block, can only initiate the RAM initialization.
SPRUH22I – April 2012 – Revised November 2019
Submit Documentation Feedback
6:0
7
14:8
15
22:16
31:23
0
7:1
8
15:9
16
31:17
Copyright © 2012–2019, Texas Instruments Incorporated
Content (ECC Memory)
ECC Code for lower 16 bits of data
Not Used
ECC Code for upper 16 bits of data
Not Used
ECC Code for address
Not Used
Content (Parity Memory)
Parity for lower 16 bits of data
Not Used
Parity for upper 16 bits of data
Not Used
Parity for address
Not Used
RAM Control Module
433
Internal Memory