Gpio Primecell Identification 3 (Gpiopcellid3) Register; Gpio Primecell Identification 2 (Gpiopcellid2) Register Register Field Descriptions; Gpio Primecell Identification 3 (Gpiopcellid3) Register Register Field Descriptions - Texas Instruments Concerto F28M35 Series Technical Reference Manual

General-Purpose Input/Output (GPIO)
Table 4-35. GPIO PrimeCell Identification 2 (GPIOPCellID2) Register Register Field Descriptions
Bit Field
31-8 Reserved
7-0 CID2
4.1.6.31 GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC
The GPIOPCellID0, GPIOPCellID1, GPIOPCellID2, and GPIOPCellID3 registers are four 8-bit wide
registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-
peripheral identification system.
Figure 4-34. GPIO PrimeCell Identification 3 (GPIOPCellID3) Register
31
15
Reserved
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 4-36. GPIO PrimeCell Identification 3 (GPIOPCellID3) Register Register Field Descriptions
Bit Field
31-8 Reserved
7-0 CID3
368
General-Purpose Input/Output (GPIO)
Value Description
Reserved
GPIO PrimeCell ID Register [23:16]. Provides software a standard cross-peripheral identification
system.
R-0
Value Description
Reserved
GPIO PrimeCell ID Register [31:24]. Provides software a standard cross-peripheral identification
system.
Copyright © 2012–2019, Texas Instruments Incorporated
Reserved
R-0
8 7
SPRUH22I – April 2012 – Revised November 2019
www.ti.com
CID3
R-0xB1
Submit Documentation Feedback
16
0