Table 84. Dmamux Interrupts - ST STM32G4 Series Reference Manual

DMA request multiplexer (DMAMUX)
Note: The GNBREQ field value shall only be written by software when the enable GE bit of the
corresponding generator channel x is disabled.
A trigger event (edge) is detected if the state following the edge remains stable for more
than two AHB clock cycles.
Upon writing into DMAMUX_RGxCR register, the trigger events are masked during three
AHB clock cycles.
Trigger overrun and interrupt
If a new DMA request trigger event occurs before the DMAMUX request generator counter
underrun (the internal counter programmed via the GNBREQ field of the DMAMUX_RGxCR
register), and if the request generator channel x was enabled via GE, then the request
trigger event overrun flag bit OFx is asserted by the hardware in the status
DMAMUX_RGSR register.
Note: The request generator channel x shall be disabled (DMAMUX_RGxCR.GE = 0) at the
completion of the usage of the related channel of the DMA controller. Else, upon a new
detected trigger event, there will be a trigger overrun due to the absence of an acknowledge
(that is, no served request) received from the DMA.
The overrun flag OFx is reset by setting the associated clear overrun flag bit COFx in the
DMAMUX_RGCFR register.
Setting the DMAMUX request trigger overrun flag generates an interrupt if the DMA request
trigger event overrun interrupt enable bit OIE is set in the DMAMUX_RGxCR register.
12.5 DMAMUX interrupts
An interrupt can be generated upon:
• a synchronization event overrun in each DMA request line multiplexer channel
•
a trigger event overrun in each DMA request generator channel
For each case, per-channel individual interrupt enable, status and clear flag register bits are
available.
Interrupt signal
dmamuxovr_it
392/2083

Table 84. DMAMUX interrupts

Interrupt event
Synchronization event overrun
on channel x of the
DMAMUX request line multiplexer
Trigger event overrun
on channel x of the
DMAMUX request generator
RM0440 Rev 1
Event flag Clear bit
SOFx CSOFx
OFx COFx
RM0440
Enable bit
SOIE
OIE