Power control (PWR)
Offset
Register
PWR_PDCRD
0x3C
Reset value
PWR_PUCRE
0x40
Reset value
PWR_PDCRE
0x44
Reset value
PWR_PUCRF
0x48
Reset value
PWR_PDCRF
0x4C
Reset value
PWR_PUCRG
0x50
Reset value
PWR_PDCRG
0x54
Reset value
PWR_CR5
0x80
Reset value
Refer to
228/2083
Table 39. PWR register map and reset values (continued)
Section 2.2 on page 78
0
0
0
0
0
0
0
0
0
0
for the register boundary addresses.
RM0440 Rev 1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
RM0440
0
0
0
0 0
0
0
0
0 0
0
0
0
0 0
0
0
0
0 0
0
0
0
0 0
0
0
0
0 0
0
0
0
0 0
Need help?
Do you have a question about the STM32G4 Series and is the answer not in the manual?