ST STM32G4 Series Reference Manual page 531

RM0440
Offset Register
FMC_BWTR1
0x104
Reset value 0
FMC_BWTR2
0x10C
Reset value 0
FMC_BWTR3
0x114
Reset value 0
FMC_BWTR4
0x11C
Reset value 0
FMC_PCR
0x80
Reset value
FMC_SR
0x84
Reset value
FMC_PMEM
0x88
Reset value 1
FMC_PATT
0x8C
Reset value 1
FMC_ECCR
0x94
Reset value 0
Refer to
Table 143. FMC register map (continued)
0 0 0
0 0 0
0 0 0
0 0 0
MEMHIZx[7:0]
1 1 1 1 1 0 0 1
ATTHIZ[7:0]
1 1 1 1 1 0 0 1
0 0 0 0 0 0 0 0
Section 2.2 on page 78
BUSTURN[3:0]
1 1 1 1 1
BUSTURN[3:0]
1 1 1 1 1
BUSTURN[3:0]
1 1 1 1 1
BUSTURN[3:0]
1 1 1 1 1
ECCPS
TAR[3:0]
[2:0]
0 0 0 0 0
MEMHOLDx[7:0]
1 1 1 1 1 0 0 1
ATTHOLD[7:0]
1 1 1 1 1 0 0 1
ECCx[31:0]
0 0 0 0 0 0 0 0
for the register boundary addresses.
RM0440 Rev 1
Flexible memory controller (FMC)
DATAST[7:0] ADDHLD[3:0] ADDSET[3:0]
1 1 1 1 1 1 1 1
DATAST[7:0] ADDHLD[3:0] ADDSET[3:0]
1 1 1 1 1 1 1 1
DATAST[7:0] ADDHLD[3:0] ADDSET[3:0]
1 1 1 1 1 1 1 1
DATAST[7:0] ADDHLD[3:0] ADDSET[3:0]
1 1 1 1 1 1 1 1
TCLR[3:0]
0 0 0 0 0 0
MEMWAITx[7:0]
1 1 1 1 1 0 0 1
ATTWAIT[7:0]
1 1 1 1 1 0 0 1
0 0 0 0 0 0 0 0
1 1 1 1 1 1 1
1 1 1 1 1 1 1
1 1 1 1 1 1 1
1 1 1 1 1 1 1
PWID
[1:0]
0 0 1 1 0 0
1 0 0 0 0 0 0
MEMSETx[7:0]
1 1 1 1 1 0 0
ATTSET[7:0]
1 1 1 1 1 0 0
0 0 0 0 0 0 0
531/2083
531