ST STM32G4 Series Reference Manual page 257

RM0440
31 30 29
Res. Res. Res.
15 14 13
Res. Res. Res.
Bits 31:13 Reserved, must be kept at reset value.
Bit 12 CRCRST: CRC reset
Bits 11:9 Reserved, must be kept at reset value.
Bit 8 FLASHRST: Flash memory interface reset
Bits 7:5 Reserved, must be kept at reset value.
Bit 4 FMACRST: Set and cleared by software
Bit 3 CORDICRST: Set and cleared by software
Bit 2 DMAMUX1RST: Set and cleared by software.
Bit 1 DMA2RST: DMA2 reset
Bit 0 DMA1RST: DMA1 reset
28 27 26 25
Res. Res. Res. Res.
12 11 10 9
CRC
Res. Res. Res.
RST
rw
Set and cleared by software.
0: No effect
1: Reset CRC
Set and cleared by software. This bit can be activated only when the Flash memory is in
power down mode.
0: No effect
1: Reset Flash memory interface
0: No effect
1: Reset FMAC
0: No effect
1: Reset CORDIC
0: No effect
1: Reset DMAMUX1
Set and cleared by software.
0: No effect
1: Reset DMA2
Set and cleared by software.
0: No effect
1: Reset DMA1
24 23 22 21
Res. Res. Res. Res.
8 7 6 5
FLASH
Res. Res. Res.
RST
rw
RM0440 Rev 1
Reset and clock control (RCC)
20 19 18
Res. Res. Res.
4 3 2
FMAC CORDIC DMAMUX1
RST RST RST
rw rw rw
17 16
Res. Res.
1 0
DMA2 DMA1
RST RST
rw rw
257/2083
295