ST STM32G4 Series Reference Manual page 323

Advanced arm-based 32-bit mcus

Hide thumbs Also See for STM32G4 Series:

Table of Contents

Bits 31:0 AFSEL[15:8][3:0]: Alternate function selection for port x I/O pin y (y = 15 to 8)

These bits are written by software to configure alternate function I/Os.

GPIO port bit reset register (GPIOx_BRR) (x = A to G)

Address offset: 0x28

Reset value: 0x0000 0000

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 BR[15:0]: Port x reset IO pin y (y = 15 to 0)

These bits are write-only. A read to these bits returns the value 0x0000.

0: No action on the corresponding ODx bit

1: Reset the corresponding ODx bit

RM0440 Rev 1

General-purpose I/Os (GPIO)

Chapters

Table of Contents

Do you have a question about the STM32G4 Series and is the answer not in the manual?