Pwr Register Map And Reset Value Table; Table 39. Pwr Register Map And Reset Values - ST STM32G4 Series Reference Manual

Advanced arm-based 32-bit mcus
Hide thumbs Also See for STM32G4 Series:
Table of Contents

Advertisement

RM0440
5.4.23

PWR register map and reset value table

Offset
Register
PWR_CR1
0x00
Reset value
PWR_CR2
0x04
Reset value
PWR_CR3
0x08
Reset value
PWR_CR4
0x0C
Reset value
PWR_SR1
0x10
Reset value
PWR_SR2
0x14
Reset value
PWR_SCR
0x18
Reset value
PWR_PUCRA
0x20
Reset value
PWR_PDCRA
0x24
Reset value
PWR_PUCRB
0x28
Reset value
PWR_PDCRB
0x2C
Reset value
PWR_PUCRC
0x30
Reset value
PWR_PDCRC
0x34
Reset value
PWR_PUCRD
0x38
Reset value

Table 39. PWR register map and reset values

RM0440 Rev 1
Power control (PWR)
VOS
[1:0]
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
LPMS
[2:0]
1
0
0 0
PLS[2:0]
0
0
0
0 0
0
0
0
0 0
0
0
0
0 0
0
0
0
0 0
0
0
0
0 0
0
0
0
0
0
0 0
0
0
0
0
0
0 0
0
0
0
0
0
0 0
0
0
0
0
0 0
0
0
0
0
0
0 0
0
0
0
0
0
0 0
0
0
0
0
0
0 0
227/2083
228

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32G4 Series and is the answer not in the manual?

Table of Contents

Save PDF