ST STM32G4 Series Reference Manual page 249

RM0440
Bits 27:24 MCOSEL[3:0]: Microcontroller clock output
Note: This clock output may have some truncated cycles at startup or during MCO clock
Bits 23:14 Reserved, must be kept at reset value.
Bits 13:11 PPRE2[2:0]: APB2 prescaler
Bits 10:8 PPRE1[2:0]:APB1 prescaler
Bits 7:4 HPRE[3:0]: AHB prescaler
Caution:
Set and cleared by software.
0000: MCO output disabled, no clock on MCO
0001: SYSCLK system clock selected
0010: Reserved, must be kept at reset value
0011: HSI16 clock selected
0100: HSE clock selected
0101: Main PLL clock selected
0110: LSI clock selected
0111: LSE clock selected
1000: Internal HSI48 clock selected
Others: Reserved
source switching.
Set and cleared by software to control the division factor of the APB2 clock (PCLK2).
0xx: HCLK not divided
100: HCLK divided by 2
101: HCLK divided by 4
110: HCLK divided by 8
111: HCLK divided by 16
Set and cleared by software to control the division factor of the APB1 clock (PCLK1).
0xx: HCLK not divided
100: HCLK divided by 2
101: HCLK divided by 4
110: HCLK divided by 8
111: HCLK divided by 16
Set and cleared by software to control the division factor of the AHB clock.
Depending on the device voltage range, the software has to set
correctly these bits to ensure that the system frequency does not
exceed the maximum allowed frequency (for more details please refer to
Section 5.1.9: Dynamic voltage scaling
operation to these bits and before decreasing the voltage range, this
register must be read to be sure that the new value has been taken into
account.
0xxx: SYSCLK not divided
1000: SYSCLK divided by 2
1001: SYSCLK divided by 4
1010: SYSCLK divided by 8
1011: SYSCLK divided by 16
1100: SYSCLK divided by 64
1101: SYSCLK divided by 128
1110: SYSCLK divided by 256
1111: SYSCLK divided by 512
RM0440 Rev 1
Reset and clock control (RCC)
management). After a write
249/2083
295