ST STM32G4 Series Reference Manual page 1615

RM0440
Bit 5 LBDL: LIN break detection length
This bit is for selection between 11 bit or 10 bit break detection.
0: 10-bit break detection
1: 11-bit break detection
This bit can only be written when the USART is disabled (UE=0).
Note: If LIN mode is not supported, this bit is reserved and must be kept at reset value. Refer to
Section 36.4: USART implementation on page
Bit 4 ADDM7: 7-bit Address Detection/4-bit Address Detection
This bit is for selection between 4-bit address detection or 7-bit address detection.
0: 4-bit address detection
1: 7-bit address detection (in 8-bit data mode)
This bit can only be written when the USART is disabled (UE=0)
Note: In 7-bit and 9-bit data modes, the address detection is done on 6-bit and 8-bit address
(ADD[5:0] and ADD[7:0]) respectively.
Bit 3 DIS_NSS:
When the DIS_NSS bit is set, the NSS pin input is ignored.
0: SPI slave selection depends on NSS input pin.
1: SPI slave is always selected and NSS input pin is ignored.
Note: When SPI slave mode is not supported, this bit is reserved and must be kept at reset value.
Refer to
Bits 2:1 Reserved, must be kept at reset value.
Bit 0 SLVEN: Synchronous Slave mode enable
When the SLVEN bit is set, the synchronous slave mode is enabled.
0: Slave mode disabled.
1: Slave mode enabled.
Note: When SPI slave mode is not supported, this bit is reserved and must be kept at reset value.
Refer to
Note: The CPOL, CPHA and LBCL bits should not be written while the transmitter is enabled.
36.7.4 USART control register 3 (USART_CR3)
Address offset: 0x08
Reset value: 0x0000 0000
31 30 29
RXF
TXFTCFG[2:0]
TIE
rw rw rw
15 14 13
OVR
DEP DEM DDRE
DIS
rw rw rw
Universal synchronous/asynchronous receiver transmitter (USART/UART)
Section 36.4: USART implementation on page
Section 36.4: USART implementation on page
28 27 26 25
RXFTCFG[2:0]
rw rw rw rw
12 11 10 9
ONE
CTSIE CTSE
BIT
rw rw rw rw
1554.
24 23 22
TCBG
TXFTIE WUFIE
TIE
rw rw rw
8 7 6
RTSE DMAT DMAR SCEN
rw rw rw
RM0440 Rev 1
1554.
1554.
21 20 19 18
WUS[1:0] SCARCNT[2:0]
rw rw rw rw
5 4 3 2
HD
NACK IRLP
SEL
rw rw rw rw
17 16
Res.
rw
1 0
IREN EIE
rw rw
1615/2083
1692