Low-power universal asynchronous receiver transmitter (LPUART)
Table 350. LPUART register map and reset values (continued)
Register
Offset
name
LPUART_
ICR
0x20
Reset value
LPUART_
RDR
0x24
Reset value
LPUART_
TDR
0x28
Reset value
LPUART_
PRESC
0x2C
Reset value
Refer to
1692/2083
Section 2.2: Memory organization
0
0
for the register boundary addresses.
RM0440 Rev 1
RM0440
0
0
0 0 0 0 0
RDR[8:0]
0 0 0 0 0 0 0 0 0
TDR[8:0]
0 0 0 0 0 0 0 0 0
0 0 0 0
Need help?
Do you have a question about the STM32G4 Series and is the answer not in the manual?