ST STM32G4 Series Reference Manual page 1667

RM0440
Interrupt event
CTS interrupt
Transmission Complete
Receive data register not
empty (data ready to be
read)
Receive FIFO Not Empty
Receive FIFO Full
Receive FIFO threshold
reached
Overrun error detected
Idle line detected
Parity error
Noise Flag, Overrun error
and Framing Error in
multibuffer communication.
Character match
Wakeup from low-power
mode
Transmit FIFO threshold
reached
Receive FIFO threshold
reached
1. RXFF flag is asserted if the LPUART receives n+1 data (n being the RXFIFO size): n data in the RXFIFO and 1 data in
LPUART_RDR. In Stop mode, LPUART_RDR is not clocked. As a result, this register will not be written and once n data
are received and written in the RXFIFO, the RXFF interrupt will be asserted (RXFF flag is not set).
Low-power universal asynchronous receiver transmitter (LPUART)
Table 349. LPUART interrupt requests (continued)
Enable
Event
Control
flag
bit
CTSIF CTSIE
TC TCIE
RXNE RXNEIE
RXFNE RXFNEIE
(1)
RXFF RXFFIE
RXFT RXFTIE
RX-
ORE NEIE/RX
FNEIE
IDLE IDLEIE
PE PEIE
NE or
ORE or EIE
FE
CMF CMIE
WUF WUFIE
TXFT TXFTIE
RXFT RXFTIE
RM0440 Rev 1
Interrupt clear method
CTSIF cleared by software by
setting CTSCF bit.
TC cleared when a data is
written in TDR or by setting
TCCF bit.
RXNE cleared by reading RDR
or by setting RXFRQ bit.
RXFNE cleared when the
RXFIFO is empty or by setting
RXFRQ bit.
RXFF cleared when the
RXFIFO contains at least one
data.
RXFT is cleared by hardware
when the RXFIFO content is
less than the programmed
threshold
ORE cleared by setting
ORECF bit.
IDLE cleared by setting
IDLECF bit.
PE cleared by setting PECF bit.
NE cleared by setting NECF
bit.
ORE cleared by setting
ORECF bit.
FE flag cleared by setting
FECF bit.
CMF cleared by setting CMCF
bit.
WUF is cleared by setting
WUCF bit.
TXFT is cleared by hardware
when the TXFIFO content is
less than the programmed
threshold
RXFT is cleared by hardware
when the RXFIFO content is
less than the programmed
threshold.
Interrupt activated
lpuart_it lpuart_wkup
YES NO
YES NO
YES YES
YES YES
YES YES
YES YES
YES NO
YES NO
YES NO
YES NO
YES NO
YES YES
YES YES
YES YES
1667/2083
1692