Register Description; Register Map - Samsung S5PC110 Manual

Risc microprocessor
Table of Contents

Advertisement

S5PC110_UM

2.8 REGISTER DESCRIPTION

2.8.1 REGISTER MAP

Register
CISRCFMT0
CIWDOFST0
CIGCTRL0
CIWDOFST20
CIOYSA10
CIOYSA20
CIOYSA30
CIOYSA40
CIOCBSA10
CIOCBSA20
CIOCBSA30
CIOCBSA40
CIOCRSA10
CIOCRSA20
CIOCRSA30
CIOCRSA40
CITRGFMT0
CIOCTRL0
CISCPRERATIO0
CISCPREDST0
CISCCTRL0
CITAREA0
CIOLINESKIP0
CISTATUS0
Address
R/W
0xFB20_0000
R/W
0xFB20_0004
R/W
0xFB20_0008
R/W
0xFB20_0014
R/W
0xFB20_0018
R/W
0xFB20_001C
R/W
0xFB20_0020
R/W
0xFB20_0024
R/W
0xFB20_0028
R/W
0xFB20_002C
R/W
0xFB20_0030
R/W
0xFB20_0034
R/W
0xFB20_0038
R/W
0xFB20_003C
R/W
0xFB20_0040
R/W
0xFB20_0044
R/W
0xFB20_0048
R/W
0xFB20_004C
R/W
0xFB20_0050
R/W
0xFB20_0054
R/W
0xFB20_0058
R/W
0xFB20_005C
R/W
0xFB20_0060
R/W
0xFB20_0064
R/W
Description
Specifies input source format.
Specifies window offset register.
Specifies global control register.
Specifies window offset register 2.
Specifies Y 1st frame start address for
output DMA.
Specifies Y 2nd frame start address for
output DMA.
Specifies Y 3rd frame start address for
output DMA.
Specifies Y 4th frame start address for
output DMA.
Specifies Cb 1st frame start address for
output DMA.
Specifies Cb 2nd frame start address for
output DMA.
Specifies Cb 3rd frame start address for
output DMA.
Specifies Cb 4th frame start address for
output DMA.
Specifies Cr 1st frame start address for
output DMA.
Specifies Cr 2nd frame start address for
output DMA.
Specifies Cr 3rd frame start address for
output DMA.
Specifies Cr 4th frame start address for
output DMA.
Specifies target image format.
Specifies control-related Output DMA.
Specifies pre-scaler control 1.
Specifies pre-scaler control 2.
Specifies main-scaler control.
Specifies target area.
Specifies output DMA line skip.
Specifies status register.
2 1BCAMERA INTERFACE
Reset Value
0x0000_0000
0x0000_0000
0x2001_0080
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x1800_0000
0x0000_0000
0x0000_0000
0x0000_0000
2-22

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents