Flash Register Map; Table 17. Flash Interface - Register Map And Reset Values - ST STM32G4 Series Reference Manual

RM0440
3.7.19

FLASH register map

Offset Register
FLASH_ACR
0x00
Reset value
FLASH_
PDKEYR
0x04
Reset value 0
FLASH_KEYR
0x08
Reset value 0
FLASH_OPT
KEYR
0x0C
Reset value 0
FLASH_SR
0x10
Reset value
FLASH_CR
0x14
Reset value 1
FLASH_ECCR
0x18
Reset value 0
FLASH_OPTR
0x20
Reset value
FLASH_
PCROP1SR
0x24
Reset value
FLASH_
PCROP1ER
0x28
Reset value x
FLASH_
WRP1AR
0x2C
Reset value
Embedded Flash memory (FLASH) for category 3 devices

Table 17. Flash interface - register map and reset values

0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
1 1 1 0 0 0 0
0 0 0 0
X X X X X X
0
PDKEYR[31:0]
0 0 0 0 0 0 0 0 0
KEYR[31:0]
0 0 0 0 0 0 0 0 0
OPTKEYR[31:0]
0 0 0 0 0 0 0 0 0
0 0 0
0 0 0 0
0 0 0 0 0 0 0
X X X X X X X X
X X X X X X X X X X X X X X X
X X X X X X X X X X X X X X X
WRP1A_END[6:0]
X X X X X X X
RM0440 Rev 1
0 0 0 1 1 0
0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0
0 0 0 0 0
PNB[6:0]
0 0 0 0 0 0
ADDR_ECC[18:0]
0 0 0 0 0 0 0 0 0
BOR_
LEV[2:0]
X X X X X X X X X X X
PCROP1_STRT[14:0]
PCROP1_END[14:0]
WRP1A_STRT[6:0]
X X X X X X X
LATENCY
[3:0]
0 0 0 0
0 0 0 0 0
0 0 0 0 0
0 0 0 0 0
0 0 0 0
0 0 0 0 0
0 0 0 0 0
RDP[7:0]
143/2083
185