S-Bus; Dma-Bus; Busmatrix - ST STM32G4 Series Reference Manual

RM0440
2.1.3

S-bus

This bus connects the system bus of the Cortex
bus is used by the core to access data located in a peripheral or SRAM area. The targets of
this bus are the internal SRAM, the AHB1 peripherals including the APB1 and APB2
peripherals, the AHB2 peripherals and the external memories through the QUADSPI or the
FMC.
The CCM SRAM is also accessible on this bus to allow continuous mapping with SRAM1
and SRAM2.
2.1.4

DMA-bus

This bus connects the AHB master interface of the DMA to the BusMatrix.The targets of this
bus are the SRAM1, SRAM2 and CCM SRAM, the AHB1 peripherals including the APB1
and APB2 peripherals, the AHB2 peripherals and the external memories through the
QUADSPI or the FMC.
2.1.5

BusMatrix

The BusMatrix manages the access arbitration between masters. The arbitration uses a
Round Robin algorithm. The BusMatrix is composed of up to five masters (CPU AHB,
system bus, DCode bus, ICode bus, DMA1, DMA2, ) and up to nine slaves (FLASH,
SRAM1, SRAM2, CCM SRAM, AHB1 (including APB1 and APB2), AHB2, QUADSPI, and
FMC).
AHB/APB bridges
The two AHB/APB bridges provide full synchronous connections between the AHB and the
two APB buses, allowing flexible selection of the peripheral frequency.
Refer to
address mapping of the peripherals connected to this bridge.
After each device reset, all peripheral clocks are disabled (except for the SRAM1/2 and
Flash memory interface). Before using a peripheral you have to enable its clock in the
RCC_AHBxENR and the RCC_APBxENR registers.
Note: When a 16- or 8-bit access is performed on an APB register, the access is transformed into
a 32-bit access: the bridge duplicates the 16- or 8-bit data to feed the 32-bit vector.
Section 2.2.2: Memory map and register boundary addresses on page 79
®
-M4 with FPU core to the BusMatrix. This
RM0440 Rev 1
System and memory overview
for the
77/2083
77