Flash Interface Register Map; Table 10. Flash Register Map And Reset Values - ST STM32F205 Programming Manual

Hide thumbs Also See for STM32F205:
Table of Contents

Advertisement

Flash memory interface
2.8.7

Flash interface register map

Offset
Register
FLASH_ACR
0x00
Reset value
FLASH_KEY
R
0x04
0
Reset value
FLASH_OPT
KEYR
0x08
0
Reset value
FLASH_SR
0x0C
Reset value
FLASH_CR
0x10
1
Reset value
FLASH_OPT
CR
0x14
Reset value
26/29

Table 10. Flash register map and reset values

Reserved
KEY[31:16]
0
0
0
0
0
0
0
0
OPTKEYR[31:16]
0
0
0
0
0
0
0
0
Reserved
Reserved
0
nWRP[11:0]
Reserved
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Reserved
0
1
1
1
1
1
1
1
1
DocID15687 Rev 5
Reserved
0
0
0
0
0
KEY[15:0]
0
0
0
0
0
0
0
0
0
OPTKEYR[15:0]
0
0
0
0
0
0
0
0
0
Reserved
0
0
PSIZ
E[1:0
Reserved
]
0
0
0
RDP[7:0]
0
1
0
1
0
1
0
1
1
PM0059
LATENC
Y
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Rese
rved
0
0
0
0
SNB[3:0]
0
0
0
0
0
1
1
1
0
1

Hide quick links:

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32F205 and is the answer not in the manual?

Questions and answers

Table of Contents

Save PDF