Table 38. Dma Interrupt Requests; Error Management - ST STM32L4x6 Reference Manual

RM0351
Addressing an AHB peripheral that does not support byte or halfword
write operations
When the DMA initiates an AHB byte or halfword write operation, the data are duplicated on
the unused lanes of the HWDATA[31:0] bus. So when the used AHB slave peripheral does
not support byte or halfword write operations (when HSIZE is not used by the peripheral)
and does not generate any error, the DMA writes the 32 HWDATA bits as shown in the two
examples below:
•
To write the halfword "0xABCD", the DMA sets the HWDATA bus to "0xABCDABCD"
with HSIZE = HalfWord
•
To write the byte "0xAB", the DMA sets the HWDATA bus to "0xABABABAB" with
HSIZE = Byte
Assuming that the AHB/APB bridge is an AHB 32-bit slave peripheral that does not take the
HSIZE data into account, it will transform any AHB byte or halfword operation into a 32-bit
APB operation in the following manner:
•
an AHB byte write operation of the data "0xB0" to 0x0 (or to 0x1, 0x2 or 0x3) will be
converted to an APB word write operation of the data "0xB0B0B0B0" to 0x0
•
an AHB halfword write operation of the data "0xB1B0" to 0x0 (or to 0x2) will be
converted to an APB word write operation of the data "0xB1B0B1B0" to 0x0
For instance, if the user wants to write the APB backup registers (16-bit registers aligned to
a 32-bit address boundary), he must configure the memory source size (MSIZE) to "16-bit"
and the peripheral destination size (PSIZE) to "32-bit".
10.4.5

Error management

A DMA transfer error can be generated by reading from or writing to a reserved address
space. When a DMA transfer error occurs during a DMA read or a write access, the faulty
channel is automatically disabled through a hardware clear of its EN bit in the corresponding
Channel configuration register (DMA_CCRx). The channel's transfer error interrupt flag
(TEIF) in the DMA_IFR register is set and an interrupt is generated if the transfer error
interrupt enable bit (TEIE) in the DMA_CCRx register is set.
10.4.6 DMA interrupts
An interrupt can be produced on a Half-transfer, Transfer complete or Transfer error for
each DMA channel. Separate interrupt enable bits are available for flexibility.
Half-transfer
Transfer complete
Transfer error

Table 38. DMA interrupt requests

Interrupt event
DocID024597 Rev 3
Direct memory access controller (DMA)
Event flag
HTIF
TCIF
TEIF
Enable control bit
HTIE
TCIE
TEIE
301/1693
318