ST STM32L4x6 Reference Manual page 701

Table of Contents

Advertisement

RM0351
Bit 16 SSE: Spread spectrum enable
This bit is set and cleared by software to enable/disable the spread spectrum feature.
Note: This bit must not be modified when an acquisition is ongoing.
Bit 15 SSPSC: Spread spectrum prescaler
This bit is set and cleared by software. It selects the AHB clock divider used to generate the
spread spectrum clock (SSCLK).
Note: This bit must not be modified when an acquisition is ongoing.
Bits 14:12 PGPSC[2:0]: pulse generator prescaler
These bits are set and cleared by software.They select the AHB clock divider used to generate
the pulse generator clock (PGCLK).
Note: These bits must not be modified when an acquisition is ongoing.
Note: Some configurations are forbidden. Please refer to the
Bits 11:8 Reserved, must be kept at reset value.
Bits 7:5 MCV[2:0]: Max count value
These bits are set and cleared by software. They define the maximum number of charge
transfer pulses that can be generated before a max count error is generated.
Note: These bits must not be modified when an acquisition is ongoing.
Bit 4 IODEF: I/O Default mode
This bit is set and cleared by software. It defines the configuration of all the TSC I/Os when
there is no ongoing acquisition. When there is an ongoing acquisition, it defines the
configuration of all unused I/Os (not defined as sampling capacitor I/O or as channel I/O).
Note: This bit must not be modified when an acquisition is ongoing.
Bit 3 SYNCPOL: Synchronization pin polarity
This bit is set and cleared by software to select the polarity of the synchronization input pin.
0: Spread spectrum disabled
1: Spread spectrum enabled
0: f
HCLK
1: f
/2
HCLK
000: f
HCLK
001: f
/2
HCLK
010: f
/4
HCLK
011: f
/8
HCLK
100: f
/16
HCLK
101: f
/32
HCLK
110: f
/64
HCLK
111: f
/128
HCLK
acquisition sequence
000: 255
001: 511
010: 1023
011: 2047
100: 4095
101: 8191
110: 16383
111: reserved
0: I/Os are forced to output push-pull low
1: I/Os are in input floating
0: Falling edge only
1: Rising edge and high level
for details.
DocID024597 Rev 3
Touch sensing controller (TSC)
Section 23.3.4: Charge transfer
701/1693
709

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32L4x6 and is the answer not in the manual?

Questions and answers

Table of Contents

Save PDF