Figure 299. Tim16 And Tim17 Block Diagram - ST STM32L4x6 Reference Manual

RM0351
1. The internal break event source can be:
- A clock failure event generated by CSS. For further information on the CSS, refer to
system (CSS)
- A PVD output
- SRAM parity error signal
®
- Cortex -M4 LOCKUP (Hardfault) output
- COMP output

Figure 299. TIM16 and TIM17 block diagram

DocID024597 Rev 3
General-purpose timers (TIM15/16/17)
Section 6.2.9: Clock security
933/1693
1009