Figure 212. Control Circuit In Normal Mode, Internal Clock Divided By 1; Clock Selection - ST STM32L4x6 Reference Manual

RM0351
26.3.5

Clock selection

The counter clock can be provided by the following clock sources:
•
Internal clock (CK_INT)
•
External clock mode1: external input pin
•
External clock mode2: external trigger input ETR
•
Encoder mode
Internal clock source (CK_INT)
If the slave mode controller is disabled (SMS=000), then the CEN, DIR (in the TIMx_CR1
register) and UG bits (in the TIMx_EGR register) are actual control bits and can be changed
only by software (except UG which remains cleared automatically). As soon as the CEN bit
is written to 1, the prescaler is clocked by the internal clock CK_INT.
Figure 212
without prescaler.

Figure 212. Control circuit in normal mode, internal clock divided by 1

External clock source mode 1
This mode is selected when SMS=111 in the TIMx_SMCR register. The counter can count at
each rising or falling edge on a selected input.
shows the behavior of the control circuit and the upcounter in normal mode,
DocID024597 Rev 3
Advanced-control timers (TIM1/TIM8)
771/1693
856