RM0351
Figure 17
bit, respectively.
Figure 18. Basic structure of a five-volt tolerant I/O port bit
1. V
is a potential specific to five-volt tolerant I/Os and different from V
DD_FT
and
Figure 18
show the basic structures of a standard and a 5 V tolerant I/O port
Table 32
gives the possible port bit configurations.
Figure 17. Basic structure of an I/O port bit
DocID024597 Rev 3
General-purpose I/Os (GPIO)
.
DD
255/1693
272
Need help?
Do you have a question about the STM32L4x6 and is the answer not in the manual?
Questions and answers