RM0351
22.6.6
LCD register map
The following table summarizes the LCD registers.
Register
LCD_CR
0x00
Reset value
LCD_FCR
0x04
Reset value
LCD_SR
0x08
Reset value
LCD_CLR
0x0C
Reset value
0x14
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
LCD_RAM
(COM0)
0x18
0x1C
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
LCD_RAM
(COM1)
0x20
0x24
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
LCD_RAM
(COM2)
0x28
Table 133. LCD register map and reset values
PS[3:0]
DIV[3:0]
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
DocID024597 Rev 3
Liquid crystal display controller (LCD)
0 0 0 0 0 0 0 0
CC
DEAD
[2:0]
[2:0]
0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0
DUTY
[2:0]
PON
[2:0]
0 0
1 0 0 0 0 0
0
0
689/1693
690
Need help?
Do you have a question about the STM32L4x6 and is the answer not in the manual?
Questions and answers