Intel ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3 Manual page 1461

Hide thumbs Also See for ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3:
Table of Contents

Advertisement

FRNDINT—Round to Integer
Opcode
D9 FC
Description
Rounds the source value in the ST(0) register to the nearest integral value, depending
on the current rounding mode (setting of the RC field of the FPU control word), and
stores the result in ST(0).
If the source value is , the value is not changed. If the source value is not an integral
value, the floating-point inexact-result exception (#P) is generated.
Operation
ST(0)  RoundToIntegralValue(ST(0));
FPU Flags Affected
C1
C0, C2, C3
Floating-point Exceptions
#IS
#IA
#D
#P
Additional Itanium System Environment Exceptions
Itanium Reg Faults Disabled FP Register Fault if PSR.dfl is 1, NaT Register Consumption
Protected Mode Exceptions
#NM
Real Address Mode Exceptions
#NM
Virtual 8086 Mode Exceptions
#NM
Volume 4: Base IA-32 Instruction Reference
Instruction
Description
FRNDINT
Round ST(0) to an integer.
Set to 0 if stack underflow occurred.
Indicates rounding direction if the inexact-result exception (#P) is
generated: 0 = not roundup; 1 = roundup.
Undefined.
Stack underflow occurred.
Source operand is an SNaN value or unsupported format.
Source operand is a denormal value.
Source operand is not an integral value.
Abort.
EM or TS in CR0 is set.
EM or TS in CR0 is set.
EM or TS in CR0 is set.
4:159

Advertisement

Table of Contents
loading

This manual is also suitable for:

Itanium architecture 2.3

Table of Contents