Intel ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3 Manual page 1559

Hide thumbs Also See for ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3:
Table of Contents

Advertisement

LDS/LES/LFS/LGS/LSS—Load Far Pointer (Continued)
#SS(0)
#SS(selector)
#NP(selector)
#PF(fault-code)
#AC(0)
Real Address Mode Exceptions
#GP
#SS
#UD
Virtual 8086 Mode Exceptions
#UD
#GP(0)
#SS(0)
#PF(fault-code)
#AC(0)
Volume 4: Base IA-32 Instruction Reference
If the DS, ES, FS, or GS register is being loaded with a non-null
segment selector and any of the following is true: the segment
selector index is not within descriptor table limits, the segment is
neither a data nor a readable code segment, or the segment is a
data or nonconforming-code segment and both RPL and CPL are
greater than DPL.
If a memory operand effective address is outside the SS segment
limit.
If the SS register is being loaded and the segment is marked not
present.
If DS, ES, FS, or GS register is being loaded with a non-null segment
selector and the segment is marked not present.
If a page fault occurs.
If alignment checking is enabled and an unaligned memory
reference is made while the current privilege level is 3.
If a memory operand effective address is outside the CS, DS, ES, FS,
or GS segment limit.
If a memory operand effective address is outside the SS segment
limit.
If source operand is not a memory location.
If source operand is not a memory location.
If a memory operand effective address is outside the CS, DS, ES, FS,
or GS segment limit.
If a memory operand effective address is outside the SS segment
limit.
If a page fault occurs.
If alignment checking is enabled and an unaligned memory
reference is made.
4:257

Advertisement

Table of Contents
loading

This manual is also suitable for:

Itanium architecture 2.3

Table of Contents