Intel ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3 Manual page 1636

Hide thumbs Also See for ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3:
Table of Contents

Advertisement

RDPMC—Read Performance-Monitoring Counters (Continued)
FI;
Flags Affected
None.
Additional Itanium System Environment Exceptions
Itanium Reg Faults NaT Register Consumption Abort.
#GP(0)
Protected Mode Exceptions
#GP(0)
Real Address Mode Exceptions
#GP
Virtual 8086 Mode Exceptions
#GP(0)
4:334
If the current privilege level is not 0 and the selected PMD register's
PM bit is 1, or if PSR.sp is 1.
If the current privilege level is not 0 and the PCE flag in the CR4
register is clear
/*In IA-32 System Environment*/.
If the value in the ECX register does not match an implemented
performance counter.
If the PCE flag in the CR4 register is clear. /*In the IA-32 System
Environment*/
If the value in the ECX register does not match an implemented
performance counter.
If the PCE flag in the CR4 register is clear. /*In the IA-32 System
Environment*/
If the value in the ECX register does not match an implemented
performance counter.
Volume 4: Base IA-32 Instruction Reference

Advertisement

Table of Contents
loading

This manual is also suitable for:

Itanium architecture 2.3

Table of Contents