Intel ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3 Manual page 1581
Hide thumbs
Also See for ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3:
Table of Contents
Advertisement
LSL—Load Segment Limit (Continued)
Operation
IF SRC(Offset) > descriptor table limit
THEN ZF 0; FI;
Read segment descriptor;
IF SegmentDescriptor(Type) conforming code segment
AND (CPL > DPL) OR (RPL > DPL)
OR Segment type is not valid for instruction
THEN
ELSE
FI;
Flags Affected
The ZF flag is set to 1 if the segment limit is loaded successfully; otherwise, it is cleared
to 0.
Volume 4: Base IA-32 Instruction Reference
Type
0
Reserved
1
Available 16-bit TSS
2
LDT
3
Busy 16-bit TSS
4
16-bit call gate
5
16-bit/32-bit task gate
6
16-bit trap gate
7
16-bit interrupt gate
8
Reserved
9
Available 32-bit TSS
A
Reserved
B
Busy 32-bit TSS
C
32-bit call gate
D
Reserved
E
32-bit trap gate
F
32-bit interrupt gate
ZF 0
temp SegmentLimit([SRC]);
IF (G = 1)
THEN
temp ShiftLeft(12, temp) OR 00000FFFH;
FI;
IF OperandSize = 32
THEN
DEST temp;
ELSE (*OperandSize = 16*)
DEST temp AND FFFFH;
FI;
Name
Valid
No
Yes
Yes
Yes
No
No
No
No
No
Yes
No
Yes
No
No
No
No
4:279
Advertisement
Table of Contents
