Intel ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3 Manual page 1793

Hide thumbs Also See for ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3:
Table of Contents

Advertisement

CMPPS: Packed Single-FP Compare (Continued)
Predicate
Description
eq
equal
lt
less-than
le
less-than-or-equal
greater than
greater-than-or-equal
unord
unordered
neq
not-equal
nlt
not-less-than
nle
not-less-than-or-equal
not-greater-than
not-greater-than-or-equal
ord
ordered
a. The greater-than, greater-than-or-equal, not-greater-than, and not-greater-than-or-equal relations are not directly implemented
in hardware.
General protection exception if not aligned on 16-byte boundary, regardless of
FP Exceptions:
segment.
Invalid if sNaN operand, invalid if qNaN and predicate as listed in above table,
Numeric Exceptions:
denormal.
Protected Mode Exceptions:
#GP(0) for an illegal memory operand effective address in the CS, DS, ES, FS or GS
segments; #SS(0) for an illegal address in the SS segment; #PF(fault-code) for a page
fault; #UD if CR0.EM = 1; #NM if TS bit in CR0 is set. #XM for an unmasked SSE
numeric exception (CR4.OSXMMEXCPT =1); #UD for an unmasked SSE numeric
exception (CR4.OSXMMEXCPT =0); #UD if CRCR4.OSFXSR(bit 9) = 0; #UD if
CPUID.XMM(EDX bit 25) = 0.
Real Address Mode Exceptions:
Interrupt 13 if any part of the operand would lie outside of the effective address space
from 0 to 0FFFFH; #UD if CR0.EM = 1; #NM if TS bit in CR0 is set; #XM for an
unmasked SSE numeric exception (CR4.OSXMMEXCPT =1); #UD for an unmasked SSE
numeric exception (CR4.OSXMMEXCPT =0); #UD if CRCR4.OSFXSR(bit 9) = 0; #UD if
CPUID.XMM(EDX bit 25) = 0.
Virtual 8086 Mode Exceptions:
Same exceptions as in Real Address Mode; #PF(fault-code) for a page fault.
Volume 4: IA-32 SSE Instruction Reference
a
Relation
xmm1 == xmm2
xmm1 < xmm2
xmm1 <= xmm2
xmm1 > xmm2
xmm1 >= xmm2
xmm1 ? xmm2
!(xmm1 == xmm2)
!(xmm1 < xmm2)
!(xmm1 <= xmm2)
!(xmm1 > xmm2)
!(xmm1 >= xmm2)
!(xmm1 ? xmm2)
imm8
Emulation
Encoding
000B
001B
010B
swap, protect, lt
swap protect, le
011B
100B
101B
110B
swap, protect, nlt
swap, protect, nle
111B
QNaN
Result if
Operand
NaN
Signals
Operand
Invalid
False
No
False
Yes
False
Yes
False
Yes
False
Yes
True
No
True
No
True
Yes
True
Yes
True
Yes
True
Yes
False
No
4:491

Advertisement

Table of Contents
loading

This manual is also suitable for:

Itanium architecture 2.3

Table of Contents