Intel ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3 Manual page 1703
Hide thumbs
Also See for ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3:
Table of Contents
Advertisement
MOVD—Move 32 Bits
Opcode
0F 6E /r
0F 7E /r
Description
Copies doubleword from the source operand (second operand) to the destination
operand (first operand). Source and destination operands can be MMX technology
registers, memory locations, or 32-bit general-purpose registers; however, data cannot
be transferred from an MMX technology register to an MMX technology register, from
one memory location to another memory location, or from one general-purpose register
to another general-purpose register.
When the destination operand is an MMX technology register, the 32-bit source value is
written to the low-order 32 bits of the 64-bit MMX technology register and
zero-extended to 64 bits (see
technology register, the low-order 32 bits of the MMX technology register are written to
the 32-bit general-purpose register or 32-bit memory location selected with the
destination operand.
Figure 3-1.
Operation
IF DEST is MMX register
THEN
DEST ZeroExtend(SRC);
ELSE (* SRC is MMX register *)
DEST LowOrderDoubleword(SRC);
®
Volume 4: IA-32 Intel
MMX™ Technology Instruction Reference
Instruction
MOVD mm, r/m32
MOVD r/m32, mm
Figure
3-1). When the source operand is an MMX
Operation of the MOVD Instruction
MOVD m32, mm
63
32 31
xxxxxxxx
b
b
b b
3
2
1
mm
MOVD mm, r32
31
0
b b
b b
r32
3
2
1
0
Description
Move doubleword from r/m32 to mm .
Move doubleword from mm to r/m32 .
0
0
15
0
b
b
W
3
2
N+1
b
b
W
1
0
N+1
63
32 31
00000000
b b
3
2
mm
m32
0
b b
1
0
3006010
4:401
Advertisement
Table of Contents
