Intel ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3 Manual page 1248

Hide thumbs Also See for ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3:
Table of Contents

Advertisement

4.4.10.9
Translation Access
40
M46
Instruction
thash
ttag
p
tpa
p
tak
4.4.10.10 Purge Translation Cache Entry
40
M47
Instruction
p
ptc.e
4.4.11
Nop/Hint (M-Unit)
M-unit nop and hint instructions are encoded within major opcode 0 using a 3-bit
opcode extension field in bits 35:33 (x
(x
), a 4-bit opcode extension field in bits 30:27 (x
2
field in bit 26 (y), as shown in
Table 4-46. Misc M-Unit 1-bit Opcode Extensions
Opcode
Bits 40:37
0
40
M48
Instruction
nop.m
hint.m
4.5
B-Unit Instruction Encodings
The branch-unit includes branch, predict, and miscellaneous instructions.
Volume 3: Instruction Formats
37 36 35
33 32
27 26
1
x
x
3
6
4
1
3
6
Operands
r
= r
1
3
37 36 35
33 32
27 26
1
x
x
3
6
4
1
3
6
Operands
r
3
Table
x
x
3
4
Bits 35:33
Bits 30:27
0
1
37 36 35
33 32 31 30
27 26 25
0
i
x
x
x
3
2
4
4
1
3
2
4
Operands
imm
21
20 19
r
3
7
7
Opcode
1
20 19
r
3
7
Opcode
1
), a 2-bit opcode extension field in bits 32:31
3
), and a 1-bit opcode extension
4
4-46.
x
y
2
Bits 32:31
Bit 26
0
0
1
y
imm
20a
1
20
Opcode
x
3
0
0
13 12
6 5
r
qp
1
7
6
Extension
x
x
3
6
1A
1B
0
1E
1F
6 5
qp
14
6
Extension
x
x
3
6
0
34
nop.m
hint.m
6 5
qp
6
Extension
x
x
y
4
2
0
1
0
1
0
0
0
3:349

Advertisement

Table of Contents
loading

This manual is also suitable for:

Itanium architecture 2.3

Table of Contents