Intel ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3 Manual page 1133

Hide thumbs Also See for ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3:
Table of Contents

Advertisement

ptr
ptr — Purge Translation Register
(
) ptr.d
Format:
qp
(
) ptr.i
qp
r
In the data form of this instruction, the data translation registers and caches are
Description:
searched for all entries whose virtual address and page size partially or completely
overlap the specified purge virtual address and purge address range. All these entries
are removed. Entries in the instruction translation registers are unaffected by the data
form of the purge.
In the instruction form, the instruction translation registers and caches are searched for
all entries whose virtual address and page size partially or completely overlap the
specified purge virtual address and purge address range. All these entries are removed.
Entries in the data translation registers are unaffected by the instruction form of the
purge.
In addition, in both forms, the instruction and data translation cache may be purged of
more translations than specified by the purge parameters up to and including removal
of all entries within the translation cache.
The purge virtual address is specified by GR
identifier is selected by GR
purge as 1<<GR[
for details on supported page sizes for TLB purges.
This instruction can only be executed at the most privileged level, and when PSR.vm is
0.
This is a local operation, no purge broadcast to other processors occurs in a
multiprocessor system.
As described in
may use the translation caches to cache virtual address mappings held by translation
registers. The ptr.i and ptr.d instructions purge the processor's translation registers
as well as cached translation register copies that may be contained in the respective
translation caches.
3:234
,
r
r
3
2
,
r
3
2
bits {63:61}. GR
r
3
]{7:2} bytes in size. See
r
2
Section 4.1.1.2, "Translation Cache (TC)" on page
instruction_form
bits{60:0} and the purge region
r
3
specifies the address range of the
r
2
Section 4.1.1.7, "Page Sizes" on page 2:57
2:49, the processor
Volume 3: Instruction Reference
data_form
M45
M45

Advertisement

Table of Contents
loading

This manual is also suitable for:

Itanium architecture 2.3

Table of Contents