Intel ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3 Manual page 1090

Hide thumbs Also See for ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3:
Table of Contents

Advertisement

For 16-bit elements, all possible permutations, with and without repetitions can be
specified. They are expressed with an 8-bit mhtype
the four 16-bit data elements. The indexed 16-bit elements of GR
corresponding 16-bit positions in the target register GR
little-endian order. (The 8 bits of mhtype
[3], mhtype
mhtype
8
Figure 2-27.
GR r
:
2
GR r
:
1
mux2 r1 = r2, 0x8d (shuffle 10 00 11 01)
GR r
:
2
GR r
:
1
mux2 r1 = r2, 0xd8 (alternate 11 01 10 00)
Volume 3: Instruction Reference
[2], mhtype
[1], mhtype
8
8
Mux2 Examples (16-bit elements)
field, which encodes the indices of
8
. The indices are encoded in
r
1
[7:0] are grouped in pairs of bits and named
8
[0] in the Operation section).
8
GR r
:
2
GR r
:
1
mux2 r1 = r2, 0x1b (reverse 00 01 10 11)
GR r
:
2
GR r
:
1
mux2 r1 = r2, 0xaa (broadcast 10 10 10 10)
mux
are copied to
r
2
3:191

Advertisement

Table of Contents
loading

This manual is also suitable for:

Itanium architecture 2.3

Table of Contents