Intel ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3 Manual page 1840

Hide thumbs Also See for ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3:
Table of Contents

Advertisement

MOVUPS: Move Unaligned Four Packed Single-FP
Opcode
0F,10,/r
0F,11,/r
Operation:
if (destination == xmm1) {
if (source == m128) {
// load instruction
xmm1[127-0] = m128;
}
else {
// move instruction
xmm1[127-0] = xmm2[127-0];
}
}
else {
if (destination == m128) {
// store instruction
m128 = xmm1[127-0];
}
else {
// move instruction
xmm2[127-0] = xmm1[127-0];
}
}
The linear address corresponds to the address of the least-significant byte of the
Description:
referenced memory data. When a memory address is indicated, the 16 bytes of data at
memory location m128 are loaded to the 128-bit multimedia register xmm or stored
from the 128-bit multimedia register xmm. When the register-register form of this
operation is used, the content of the 128-bit source register is copied into 128-bit
register xmm. No assumption is made about alignment.
None
FP Exceptions:
None
Numeric Exceptions:
4:538
Instruction
MOVUPS xmm1, xmm2/m128
MOVUPS xmm2/m128, xmm1
Description
Move 128 bits representing four SP data from XMM2/Mem to
XMM1 register.
Move 128 bits representing four SP data from XMM1 register to
XMM2/Mem.
Volume 4: IA-32 SSE Instruction Reference

Advertisement

Table of Contents
loading

This manual is also suitable for:

Itanium architecture 2.3

Table of Contents