Intel ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3 Manual page 1860

Hide thumbs Also See for ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3:
Table of Contents

Advertisement

UNPCKHPS: Unpack High Packed Single-FP Data
Opcode
0F,15,/r
Operation:
xmm1[31-0]
xmm1[63-32]
xmm1[95-64]
xmm1[127-96] = xmm2/m128[127-96];
The UNPCKHPS instruction performs an interleaved unpack of the high-order data
Description:
elements of XMM1 and XMM2/Mem. It ignores the lower half of the sources.
Example:
General protection exception if not aligned on 16-byte boundary, regardless of
FP Exceptions:
segment.
None
Numeric Exceptions:
Protected Mode Exceptions:
#GP(0) for an illegal memory operand effective address in the CS, DS, ES, FS or GS
segments; #SS(0) for an illegal address in the SS segment; #PF(fault-code) for a page
fault; #UD if CR0.EM = 1; #NM if TS bit in CR0 is set; #UD if CRCR4.OSFXSR(bit 9) =
0; #UD if CPUID.XMM(EDX bit 25) = 0.
Real Address Mode Exceptions:
Interrupt 13 if any part of the operand would lie outside of the effective address space
from 0 to 0FFFFH; #UD if CR0.EM = 1; #NM if TS bit in CR0 is set; #UD if
CRCR4.OSFXSR(bit 9) = 0; #UD if CPUID.XMM(EDX bit 25) = 0.
Virtual 8086 Mode Exceptions:
Same exceptions as in Real Address Mode; #PF(fault-code) for a page fault.
4:558
Instruction
UNPCKHPS xmm1, xmm2/m128
= xmm1[95-64];
= xmm2/m128[95-64];
= xmm1[127-96];
X4
Y4
Y4
Description
Interleaves SP FP numbers from the high halves of XMM1
and XMM2/Mem into XMM1 register.
X3
X2
Y3
Y2
Y3
X4
Volume 4: IA-32 SSE Instruction Reference
X1
xmm1
Y1
xmm2/m128
xmm1
X3

Advertisement

Table of Contents
loading

This manual is also suitable for:

Itanium architecture 2.3

Table of Contents