Intel ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3 Manual page 1267

Hide thumbs Also See for ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3:
Table of Contents

Advertisement

4.7.3.2
Long Call
40
37 36 35 34 33 32
D
X4
4
Instruction
brl.call. bwh . ph . dh
4.7.4
Nop/Hint (X-Unit)
X-unit nop and hint instructions are encoded within major opcode 0 using a 3-bit
opcode extension field in bits 35:33 (x
(x
), and a 1-bit opcode extension field in bit 26 (y), as shown in
6
instructions are executed by an I-unit.
Table 4-73.
Opcode
Bits 40:37
0
40
37 36 35
0
X5
4
Instruction
nop.x
hint.x
4.8
Immediate Formation
Table 4-74
those immediates are formed. In each equation, the symbol to the left of the equals is
the assembly language name for the immediate. The symbols to the right are the field
names in the instruction encoding.
Table 4-74.
Instruction
Format
A2
A3 A8 I27 M30
A4
A5
A10
I1
3:368
i d wh
1 1
2
Operands
e l
b
= target
1
64
Misc X-Unit 1-bit Opcode Extensions
x
3
Bits 35:33
Bits 32:27
0
33 32
27 2625
i
x
x
y
3
6
1
3
6
1
Operands
imm
62
shows, for each instruction format that has one or more immediates, how
Immediate Formation
imm
22
count
13 12 11
imm
20b
20
Opcode
p
See Table 4-51
D
on page 3:351
), a 6-bit opcode extension field in bits 32:27
3
x
y
6
Bit 26
0
01
1
imm
20a
20
Opcode
0
Immediate Formation
count
= ct
2
imm
= sign_ext(s << 7 | imm
8
imm
= sign_ext(s << 13 | imm
14
= sign_ext(s << 21 | imm
<< 16 | imm
5c
count
= (ct
> 2) ? reservedQP
2
2d
= (ct
== 0) ? 0 : (ct
== 1) ? 7 : (ct
2
2d
2d
9 8
6 5
p
b
qp
1
1
3
3
6
Extension
wh
See Table 4-52
See Table 4-54
on page 3:352
on page 3:352
Table
4-73. These
nop.x
hint.x
6 5
qp
6
Extension
x
x
3
6
0
01
+ 1
2d
, 8)
7b
<< 7 | imm
, 14)
6d
7b
<< 7 | imm
, 22)
9d
7b
a
: ct
+ 1
2d
== 2) ? 15 : 16
2d
Volume 3: Instruction Formats
0 40
2 1 0
imm
39
39
2
d
0 40
0
imm
41
41
y
0
1

Advertisement

Table of Contents
loading

This manual is also suitable for:

Itanium architecture 2.3

Table of Contents