Intel ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3 Manual page 1892

Hide thumbs Also See for ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3:
Table of Contents

Advertisement

INDEX
LGS Instruction 4:255
LIDT Instruction 4:264
LLDT Instruction 4:267
LMSW Instruction 4:270
Load Instructions 1:58
loadrs Instruction 3:167
Loads from Memory 1:147
Local Redirection Registers (LRR0-1) 2:126
Locality Hints 1:70
LOCK Instruction 4:272
LODS Instruction 4:274
LODSB Instruction 4:274
LODSD Instruction 4:274
LODSW Instruction 4:274
Logical Instructions 1:51
Loop Count Register (LC) 1:33
LOOP Instruction 4:276
Loop Optimization 1:160, 1:181
LOOPcc Instruction 4:276
Lower Privilege Transfer Trap 2:151
LRR (Local Redirection Registers) 2:126
LSL Instruction 4:278
LSS Instruction 4:255
LTR Instruction 4:282
M
Machine Check (MC) 2:95, 2:296, 2:351
Machine Check Abort (MCA) 2:632
MASKMOVQ Instruction 4:576
MAXPS Instruction 4:519
MAXSS Instruction 4:521
MC (Machine Check) 2:351
MCA (Machine Check Abort) 2:95, 2:296, 2:632
Memory 1:36
Cacheable Page 2:77
Memory Access 1:142
Memory Access Ordering 1:73
Memory Attribute Transition 2:88
Memory Attributes 2:75, 2:524
Memory Consistency 1:72
Memory Fences 2:510
Memory Instructions 1:57
Memory Management 2:561
Memory Ordering 2:507, 2:510
IA-32 2:525
Memory Reference 1:147
Memory Regions 2:561
Memory Synchronization 2:526
mf Instruction 2:510, 2:526, 3:168
mf.a 2:615
MINPS Instruction 4:523
MINSS Instruction 4:525
mix Instruction 3:169
MMX technology 1:20
MOV Instruction 4:284
mov Instruction 3:172
Index:6
MOVAPS Instruction 4:527
MOVD Instruction 4:401
MOVHLPS Instruction 4:529
MOVHPS Instruction 4:530
movl Instruction 3:187
MOVLHPS Instruction 4:532
MOVLPS Instruction 4:533
MOVMSKPS Instruction 4:535
MOVNTPS Instruction 4:578
MOVNTQ Instruction 4:579
MOVQ Instruction 4:403
MOVS Instruction 4:292
MOVSB Instruction 4:292
MOVSD Instruction 4:292
MOVSS Instruction 4:536
MOVSW Instruction 4:292
MOVSX Instruction 4:294
MOVUPS Instruction 4:538
MOVZX Instruction 4:295
MP Coherence 2:507
mpy4 Instruction 3:188
mpyshl4 Instruction 3:189
MUL Instruction 4:297
MULPS Instruction 4:540
MULSS Instruction 4:541
Multimedia Instructions 1:79
Multimedia Support 1:20
Multi-threading 1:177
Multiway Branches 1:173
mux Instruction 3:190
N
NaT (Not a Thing) 1:155
NaTPage (Not a Thing Attribute) 2:86
NaTVal (Not a Thing Value) 1:26
NEG Instruction 4:299
NMI (Non-Maskable Interrupt) 2:96
Non-Maskable Interrupt (NMI) 2:96
NOP Instruction 4:301
nop Instruction 3:193
Not A Thing (NaT) 1:155
Not a Thing Attribute (NaTPage) 2:86
Not a Thing Value (NatVal) 1:26
NOT Instruction 4:302
O
OLR (On Line Replacement) 2:351
Operating Environments 1:14
Operating System - See OS (Operating System)
OR Instruction 4:304
or Instruction 3:194
ORPS Instruction 4:542
OS (Operating System)
Boot Flow Sample Code 2:639
Boot Sequence 2:625
FPSWA handler 2:587
Index for Volumes 1, 2, 3 and 4

Advertisement

Table of Contents
loading

This manual is also suitable for:

Itanium architecture 2.3

Table of Contents