Intel ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3 Manual page 1143
Hide thumbs
Also See for ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3:
Table of Contents
Advertisement
shl
shl — Shift Left
(
) shl
=
Format:
qp
r
1
(
) shl
qp
r
1
The value in GR
Description:
and placed in GR r
or by an immediate value
r
3
If the value in GR r
See
"dep — Deposit" on page 3:51
Operation:
if (PR[qp]) {
check_target_register(r
count = GR[r
GR[r
] = (count > 63) ? 0: GR[r
1
GR[r
].nat = GR[r
1
}
Illegal Operation fault
Interruptions:
3:244
,
r
r
2
3
=
,
r
count
2
6
is shifted to the left, with the vacated bit positions filled with zeroes,
r
2
. The number of bit positions to shift is specified by the value in GR
1
. The shift count is interpreted as an unsigned number.
count
6
is greater than 63, then the result is all zeroes.
3
);
1
];
3
].nat || GR[r
2
pseudo-op of: (
) dep.z
qp
for the immediate form.
] << count;
2
].nat;
3
=
,
, 64-
r
r
count
count
1
2
6
6
Volume 3: Instruction Reference
I7
Advertisement
Table of Contents
