Intel ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3 Manual page 1841

Hide thumbs Also See for ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3:
Table of Contents

Advertisement

MOVUPS: Move Unaligned Four Packed Single-FP (Continued)
Protected Mode Exceptions:
#GP(0) for an illegal memory operand effective address in the CS, DS, ES, FS or GS
segments; #SS(0) for an illegal address in the SS segment; #PF (fault-code) for a page
fault; #UD if CR0.EM = 1; #AC for unaligned memory reference if the current privilege
level is 3; #NM if TS bit in CR0 is set.
Real Address Mode Exceptions:
Interrupt 13 if any part of the operand would lie outside of the effective address space
from 0 to 0FFFFH; #UD if CR0.EM = 1; #NM if TS bit in CR0 is set.
Virtual 8086 Mode Exceptions:
Same exceptions as in Real Address Mode; #AC for unaligned memory reference if the
current privilege level is 3; #PF (fault-code) for a page fault.
Additional Itanium System Environment Exceptions
Itanium Reg Faults
Itanium Mem Faults VHPT Data Fault, Data TLB Fault, Alternate Data TLB Fault, Data
MOVUPS should be used with SP FP numbers when that data is known to be
Comments:
unaligned.The usage of this instruction should be limited to the cases where the aligned
restriction is hard or impossible to meet. SSE implementations guarantee optimum
unaligned support for MOVUPS. Efficient SSE applications should mainly rely on
MOVAPS, not MOVUPS, when dealing with aligned data.
The usage of Repeat-NE Prefix (F2H) and Operand Size Prefix (66H) with MOVUPS is
reserved. Different processor implementations may handle this prefix differently. Usage
of this prefix with MOVUPS risks incompatibility with future processors.
A linear address of the 128 bit data access, while executing in 16-bit mode, that
overlaps the end of a 16-bit segment is not allowed and is defined as reserved behavior.
Different processor implementations may/may not raise a GP fault in this case if the
segment limit has been exceeded; additionally, the address that spans the end of the
segment may/may not wrap around to the beginning of the segment.
Volume 4: IA-32 SSE Instruction Reference
Disabled FP Register Fault if PSR.dfl is 1, NaT Register
Consumption Fault
Page Not Present Fault, Data NaT Page Consumption Abort, Data
Key Miss Fault, Data Key Permission Fault, Data Access Rights
Fault, Data Access Bit Fault, Data Dirty Bit Fault
4:539

Advertisement

Table of Contents
loading

This manual is also suitable for:

Itanium architecture 2.3

Table of Contents