Intel ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3 Manual page 1049

Hide thumbs Also See for ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3:
Table of Contents

Advertisement

itr
Machine Check abort
Interruptions:
Illegal Operation fault
Privileged Operation fault
Register NaT Consumption fault
For the instruction_form, software must issue an instruction serialization operation
Serialization:
before a dependent instruction fetch access. For the data_form, software must issue a
data serialization operation before issuing a data access or non-access reference
dependent on the new translation.
The processor may use invalid translation registers for translation cache entries.
Notes:
Performance can be improved on some processor models by ensuring translation
registers are allocated beginning at translation register zero and continuing
contiguously upwards.
3:150
Reserved Register/Field fault
Unimplemented Data Address fault
Virtualization fault
Volume 3: Instruction Reference

Advertisement

Table of Contents
loading

This manual is also suitable for:

Itanium architecture 2.3

Table of Contents