Intel ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3 Manual page 1539

IRET/IRETD—Interrupt Return (Continued)
OD;
END:
Flags Affected
All the flags and fields in the EFLAGS register are potentially modified, depending on
the mode of operation of the processor.
Additional Itanium System Environment Exceptions
Itanium Reg Faults NaT Register Consumption Abort.
Itanium Mem FaultsVHPT Data Fault, Nested TLB Fault, Data TLB Fault, Alternate Data
IA-32_Intercept
Protected Mode Exceptions
#GP(0)
#GP(selector)
#SS(0)
#NP(selector)
#PF(fault-code)
#AC(0)
Volume 4: Base IA-32 Instruction Reference
AND CPL > segment descriptor DPL (* stored in hidden part of segment register *)
THEN (* segment register invalid *)
SegmentSelector  0; (* null segment selector *)
FI;
TLB Fault, Data Page Not Present Fault, Data NaT Page Consumption
Abort, Data Key Miss Fault, Data Key Permission Fault, Data Access
Rights Fault, Data Access Bit Fault, Data Dirty Bit Fault
Instruction Intercept Trap for ALL forms of IRET.
If the return code or stack segment selector is null.
If the return instruction pointer is not within the return code
segment limit.
If a segment selector index is outside its descriptor table limits.
If the return code segment selector RPL is greater than the CPL.
If the DPL of a conforming-code segment is greater than the return
code segment selector RPL.
If the DPL for a nonconforming-code segment is not equal to the RPL
of the code segment selector.
If the stack segment descriptor DPL is not equal to the RPL of the
return code segment selector.
If the stack segment is not a writable data segment.
If the stack segment selector RPL is not equal to the RPL of the
return code segment selector.
If the segment descriptor for a code segment does not indicate it is
a code segment.
If the segment selector for a TSS has its local/global bit set for local.
If a TSS segment descriptor specifies that the TSS is busy or not
available.
If the top bytes of stack are not within stack limits.
If the return code or stack segment is not present.
If a page fault occurs.
If an unaligned memory reference occurs when the CPL is 3 and
alignment checking is enabled.
4:237